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Abstract 
The world is growing at an ultra-fast speed and so is the technology. Today, small devices 
with maximum efficiency and minimum power are in demand and so came the flip flops. They 
are used in large number of applications ranging from data storage to microprocessors. In 
this paper, a new circuit for D flip flop is proposed which uses two techniques, namely, AVL 
and body biasing techniques on 5 transistor TSPC D flip flop. The D flip flop circuit based on 
5 transistor TSPC AVL technique is already existing. The body biasing technique is applied 
on the already existing circuit in order to minimize the power consumption. The simulations 
of these circuits are done on Cadence Virtuoso tool using 180nm technology. The detailed 
description is given in this research paper. 
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INTRODUCTION 
Flip-flops are the basic unit for creation for 
the digital models. Each flip flop performs 
the storage of one bit. Flip flop is always 
clocked. Flip flop is either positive edge 
triggered or negative edge triggered which 
implies that the input affects the output 
when the clock is going low-to-high or 
high-to-low, respectively. Flip flops are 
called single edge triggered flip-flop when 
the data storage is done either on rising or 
on falling edge of the clock. Also, they are 
called as dual edge triggered when the data 
storage is done on both falling as well as 
rising edge of the clock. 
 
There are different types of flip flop. 
These are SR flip flop, JK flip flop. D flip 
flop and T flip flop. D flip flop is used in 
many applications like processors and as 
element for storage purposes. D flip flop 
can be constructed by using universal 
gates. However, the main use of it is to 
include proper timing delay. The other 
names for this are ‘Data flip flop’ and 
‘Delay flip flop’. The symbol for this is 
given below. One data input and one 
control input is there in this as reflected in 
figure given below. 
 
 
Figure 1: Symbol of D flip flop. 
 
LITERATURE REVIEW 
There are various circuits that have been 
proposed for designing energy efficient D 
flip flop. Earlier, master slave 
configuration based D flip flop has been 
proposed, in which D latch can be 
constructed by using either universal gates, 
Transmission gates, MUX, etc. Later, 
TSPC based D flip flop having 11 
transistors, 9 transistors and 5 transistors 
has been proposed. Now, let us discuss one 
such existing circuit and new circuit which 
is derived from that. 
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EXISTING CIRCUIT 
An Adaptive Voltage Level (AVL) 
technique is often used to control circuits 
either at the higher end of the circuit 
design to lower the source voltage value 
called AVLS method; or at the bottom end 
of the circuit design to elevate the ground 
voltage, called AVLG method. 
 
AVL Technique can be introduced in two 
ways AVLG as well as AVLS technique. 
 
5T TSPC AVLG Technique D Flip Flop 
In AVLG technique, combinations of one 
NMOS transistor and PMOS transistors 
two in number are joined in parallel, such 
that the input clock signal can be applied 
to the NMOS Transistor of the AVLG 
network and remaining PMOS transistors 
are gated with the ground potential. 
The AVLG network is attached to the 
ground node of basic/conventional 5 
transistor TSPC D Flip Flop by removing 
ground as shown in Fig. 2 given below.
 
Figure 2: 5 Transistor TSPC AVLG D flip flop. 
5 Transistor TSPC AVLS Technique D 
Flip Flop 
The AVLS scheme uses a parallel 
combination of one PMOS and two 
NMOS transistors; such that the clock 
input is also connected at the PMOS 
transistor of the AVLS network whereas 
the remaining two NMOS are gated to 
drain ends of the respective transistors. 
 
This AVLS network is placed in between 
the source voltage and basic 5 transistors 
TSPC D Flip Flop by removing voltage 
supply as shown in Fig. 3 given below.
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Figure 3: 5 Transistors TSPC AVLS D flip flop. 
 
One of the main advantages of AVL 
techniques is that it is highly efficient in 
reducing both the leakage power and the 
dynamic power. It eliminates the use of 
variable threshold devices. This approach 
is highly advantageous for state retention. 
 
But the disadvantage of this method is that 
it increases propagation delay. Also, the 
layout area increases. 
 
PROPOSED SYSTEM 
A different technique called static body 
biasing has been applied on previous 
stated existing model. 
 
In this technique, the basic motto is to 
change the threshold value of the device. 
This can be achieved by changing the 
VSB, i.e., source-to-body voltage. The 
MOSFET threshold 
 
 
 
Voltage is given by: 
Where, 
γ = body effect coefficient 
VTH0 = threshold voltage when VSB is 
zero  
2ΦF = outside potential at inversion 
There are two types of body biasing: 
forward and reverse body biasing. 
 
Reverse body biasing occurs when higher 
value of gate voltage is required for 
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inversion due to the negative potential 
supply to the body terminal which 
enhances the width. This increases the 
threshold voltage. 
 
On the other hand, forward body bias 
occurs when lower gate voltage is required 
due to supply of positive potential at body 
terminal which reduces the width. This 
results in lowering of threshold value. 
 
STATIC BODY BIASING 
In this, for attaining the motto of lower 
power consumption by decreasing the 
leakage, the voltage or potential of body 
terminal is altered by applying some 
potential at it. 
 
Figure 4: Static body biasing 
implementation. 
 
SIMULATIONS 
5T TSPC D Flip Flop 
The circuit and waveform of 5 transistor 
TSPC D flip flop is given below.
 
 
Figure 5: 5 T TSPC D flip flop schematic. 
 
 
  
 
 
 
20 Page 16-21 © MAT Journals 2019. All Rights Reserved 
 
Journal of Electronic Design Engineering  
Volume 5 Issue 3  
Figure 6: 5T TSPC D Flip flop waveform. 
5T TSPC AVLG D Flip Flop 
The circuit and waveform of 5 transistor 
TSPC D flip flop with AVLG technique is 
given.
 
 
Figure 7: TSPC AVLG D flip flop schematic. 
 
TSPC 5T Based D flip flop Using AVLG 
Technique and Static Body Biasing 
The circuit and waveform of 5 transistor 
TSPC D flip flop with AVLG technique is 
given below. 
 
 
Figure 8: TSPC D flip flop with AVLG technique. 
 
 
Figure 9: TSPC AVLG body biasing technique waveform. 
  
 
 
 
21 Page 16-21 © MAT Journals 2019. All Rights Reserved 
 
Journal of Electronic Design Engineering  
Volume 5 Issue 3  
CONCLUSION 
The new circuit design for D flip flop has 
been proposed using body biasing and 
AVL technique on already existing 5 
transistor TSPC circuit. The power 
consumed by new circuit is less as 
compared to the previously existing 
circuit. The drawback of this is that due to 
increase in number of transistors, the delay 
increases. So, an energy efficient D flip 
flop has been designed which consumes 
less energy as compared to the ones which 
are proposed earlier. 
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